ASUS MAXIMUS VII FORMULA/WATCH DOGS Motherboard

Overclocking Options

The portrayed motherboard has several overclocking options. Below, we list the most important ones (0501 BIOS):

  • CPU Base Clock: From 80.00 MHz to 300.00 MHz in 0.1 MHz increments
  • CPU Voltage: From 1.050 V to 2.200 V in 0.003125 V increments
  • CPU Cache Voltage: From 1.050 V to 2.200 V in 0.003125 V increments
  • CPU Graphics Voltage: From 0.800 V to 1.920 V in 0.001 V increments
  • System Agent Voltage: From 0.850 V to 2.200 V in 0.003125 V increments
  • CPU Analog IO Voltage: From 1.000 V to 2.200 V in 0.003125 V increments
  • CPU Digital IO Voltage: From 1.000 V to 2.200 V in 0.003125 V increments
  • CPU Initial Voltage: From 0.800 V to 2.440 V in 0.010 V increments
  • Memory Voltage: From 1.200 V to 2.400 V in 0.005 V increments
  • Chipset (PCH) Core Voltage: From 0.700 V to 1.800 in 0.00625 V increments
  • Chipset (PCH) VLX Voltage: From 0.800 V to 2.000 V in 0.00625 V increments
  • VTTDDR Voltage: From 0.600 V to 1.400 V in 0.00625 V increments
  • Memory CTRL REF Voltage: From 0.395x to 0.630x in 0.005x increments
  • Memory DATA REF Voltage: From 0.395x to 0.630x in 0.005x increments
  • VCCIN Shadow Voltage: From 0.800 V to 2.440 V in 0.010 V increments
  • Initial PLL Termination Voltage: From 0.000 V to 3.000 V in 0.00625 V increments
  • PLL Termination Reset Voltage: From 0.000 V to 3.000 V in 0.00625 V increments
  • Eventual PLL Termination Voltage: From 0.000 V to 3.000 V in 0.00625 V increments
  • PCH ICC Voltage: From 0.600 V to 2.200 V in 0.00625 V increments
  • Clock Crossing Boot Voltage: From 0.100 V to 1.900 V in 0.00625 V increments
  • Clock Crossing Reset Voltage: From 0.100 V to 1.900 V in 0.00625 V increments
  • Clock Crossing Voltage: From 0.100 V to 1.900 V in 0.00625 V increments

ASUS MAXIMUS VII FORMULAFigure 13: overclocking options

ASUS MAXIMUS VII FORMULAFigure 14: memory timings adjusts

ASUS MAXIMUS VII FORMULAFigure 15: voltage options

Similar Posts

Leave a Reply

Your email address will not be published. Required fields are marked *